

5

4

3

2

1

D

D

C

C


B

B

A

A

Main Board

 StarFive 赛昉科技		
Title: JH7110_Devkit_LP4		
Size: B	Document Number: 02:Diagram-MainIO	Rev: V10
Date: Wednesday, July 26, 2023	Sheet: 2	of 16

5

4

3

2

1

PAGE LIST


- PAGE01: Diagram-Core Sys
- PAGE02: Diagram-MainIO
- PAGE03: Diagram PD
- PAGE04: Diagram-GPIOs List
- PAGE05: History
- PAGE06: JH7110 Power
- PAGE07: JH7110 DDR Ctrl
- PAGE08: JH7110 GMAC0&1
- PAGE09: JH7110 EMMC&QSPI
- PAGE10: JH7110 GPIOs
- PAGE11: JH7110 HIFs
- PAGE12: JH7110 SYS&OSC&TEMP
- PAGE13: DDR4 RAM
- PAGE14: eMMC Flash
- PAGE15: SOM Interface
- PAGE16: PMIC Power

JH7110 GPIO List

Power Group	GPIO Name	Default FUN	Core Devices	Main Devices	Notes	
VDD1833_GPIO3	GPIO00					
	GPIO01					
	GPIO02					
	GPIO03					
	GPIO04					
	GPIO05					
VDD1833_GPIO4	GPIO06					
	GPIO07					
	GPIO08					
	GPIO09					
	GPIO10					
	GPIO11					
	GPIO12					
	GPIO13					
	GPIO14					
	GPIO15					
	GPIO16					
	GPIO17					
	GPIO18					
GPIO19	PMIC_SCR/E2FROM_SCR		U10 & U14			
GPIO20	PMIC_SDA/E2FROM_SDA		U10 & U14			
VDD1833_GPIO1	GPIO21	DDR Type/Size Config				
	GPIO22	DDR Type/Size Config				
	GPIO23	DDR Type/Size Config				
	GPIO24	DDR Type/Size Config				
	GPIO25					
	GPIO26					
	GPIO27					
	GPIO28					
	GPIO29					
	GPIO30					
	GPIO31					
	GPIO32					
	GPIO33					
	GPIO34					
	GPIO35					
VDD1833_GPIO2	GPIO36					
	GPIO37					
	GPIO38					
	GPIO39					
	GPIO40					
	GPIO41					
	GPIO42					
	GPIO43					
	GPIO44					
	GPIO45					
	GPIO46					
	GPIO47					
	GPIO48					
	GPIO49					
	GPIO50					
	GPIO51					
	GPIO52					
	GPIO53					
	GPIO54					
	GPIO55					
	GPIO56					
GPIO57						
GPIO58						
GPIO59						
GPIO60						
GPIO61						
GPIO62	SDMMC_RST_N		U7			
GPIO63						
VDD18_AON	RGPIO0	Boot Mode				
	RGPIO1	Boot Mode				
	RGPIO2	Boot Mode				

Note1:All 64GPIOs support full mux,Please refer to relevant detailed documents.

Note2:"- - - - - << NetName" or "NetName <<- ->" is only used to indicate the connection between pages.



StarFive
赛昉科技

Title JH7110 Dewkit_LP4

Size	Document Number	Rev
B	04:Diagram GPIOs List	V10

Date: Wednesday, July 26, 2023 **Sheet** 4 **of** 16

JH7110_DEVKIT_LPDDR4_CORE_L6_V10:

20230416A update to 20230517A:

- 1.Update description about LPDDR4 Size(GPIO22,21=11:FBD= 1GB) on page10;
- 2.Change "Full-uped resistors" of "R3006" "CMD" "1193" "4.7K" to "1.5K" on page14;
- 3.Change R309,Q2,R306 to NC on page14;
- 4.Add costdown solution for "+VDD183" "GPIO1/2/3/4" Fixed to 3.3V on page16;

20230517A update to 20230601A:

- 1.Modify net names of J1_PIN74,78 80 on page8
- 2.Change R300,S20,S22,S23,S24 to NC on page10;

V10 20230601A update to V11 20230701 :






- 1.Update JH7110 reset circuits on page16;
(the reset circuits are not updated to PCB and BOM)

V11 20230701 update to V20 20230726 :

- 1.Update JH7110 reset circuits on page16;



Title		
JH7110 Dewkit_LP4		
Size	Document Number	Rev
B	05:History	V10
Date:	Wednesday, July 26, 2023	Sheet 5 of 16





StarFive
赛昉科技



Title: **JH7110 Devkit_LP4**

Size	Document Number	Rev
B	06:JH7110 Power	V10

Date: **Wednesday, July 26, 2023** Sheet **6** of **16**















QSPI_SEL_VDD1833	VDD1833_QSPI
Low: 0	3.3V
High: 1	1.8V







Title		
JH7110 Devkit_LP4		
Size	Document Number	Rev
B	09:JH7110 EMMC&QSPI	V10
Date:	Wednesday, July 26, 2023	Sheet 9 of 16






DDR Type	GPIO24_23		GPIO22_21	
	GPIO24	GPIO23	GPIO22	GPIO21
LPDDR4	0	0	0 0 +8GB	0 1 +4GB
	1	0	1 0 +2GB	1 1 +1GB
	1	1	1 1 +1GB	1 1 +1GB
DDR4	0	1	0 0 +32Gb*2	0 1 +16Gb*2
	1	0	1 0 +8Gb*2	1 1 +4Gb*2


DDR Type	GPIO24_23		GPIO22_21	
	GPIO24	GPIO23	GPIO22	GPIO21
LPDDR3	1	0	0 0 +4GB	0 1 +2GB
	1	0	1 0 +1GB	1 1 +1GB
	1	1	1 1 +1GB	1 1 +1GB
DDR3	1	1	0 0 +8Gb*2	0 1 +4Gb*2
	1	1	1 0 +2Gb*2	1 1 +1Gb*2





		Title	
		JH7110 Devkit_LP4	
Size	Document Number		Rev
	11:JH7110 MIPI&HDMI&USB		
Date:	Wednesday, July 26, 2023	Sheet	11 of 16









eMMC Reset Solution:

Default Normal: +VDD1833_SD0 or +VDD1833_GPIO2 = 3.3/1.8V
 R196=NC;R208=NC;C234=NC;U15=ON;Q2=NC;R506=NC




CostDown1: +VDD1833_SD0 = +VDD1833_GPIO2 = 1.8V/3.3V
 R196=NC;R208=33;C234=NC;U15=NC;Q2=NC;R506=NC


CostDown2: +VDD1833_SD0 = 1.8V & +VDD1833_GPIO2 = 3.3V
 R196=NC;R208=4.7K;C234=5.6K;U15=NC;Q2=NC;R506=NC

CostDown3: +VDD1833_SD0 = 3.3V & +VDD1833_GPIO2 = 1.8V
 R196=4.7K;R208=NC;C234=NC;U15=NC;Q2=ON;R506=4.7K





SD_SEL_VDD1833	VDD1833_SD0
Low:0	3.3V
High:1	1.8V







Modify Net Name:

- +VDD1833_GPI01 ← VDDIO_3V3
- +VDD1833_GPI02 ← VDDIO_3V3
- +VDD1833_GPI03 ← VDDIO_3V3
- +VDD1833_GPI04 ← VDDIO_1V8



Title: JH7110 Devkit_LP4		
Size: B	Document Number: 15:SOM Interface	Rev: V10
Date: Wednesday, July 26, 2023	Sheet: 15 of 16	



DCDC5 Configuration for JH7110 500/74 and L20083/4 30

VDDDC5	DCDC5E	DCDC5E	DCDC5E	DCDC5E
DD83	1.5V (BS=0)	0M0 (BS=0)	0M0 (BS=478)	Floating
DD84	1.5V	1.2V		
L20084		1.2V	1.1V	
L20084			1.34V	


Timing 1




Timing 2



Timing 3



Timing 4



Timing 5

